

Le sfide per i tracciatori a Super LHC

> Fabrizio Palla INFN Pisa

CMS

Outline



- Why (and when) SLHC
- General concepts for a Tracker upgrade
 - Sensors R&D (much details in the talks from previous speakers)
 - Power issues
 - Cooling
- Phase I pixel replacement
- Phase II Tracker Trigger problems
- Fast links
- Conclusions







TIB/TID services

TIB/TID is challenging in terms of number of channels over volume density.

		Volume	Density
	#channels	$[m^3]$	$[\times 10^6 \text{ch/m}^3]$
TIB	$1\ 787\ 904$	0.82	2.2
TID	$565\ 248$	0.5	1.1
TOB	$3 \ 096 \ 576$	5.9	0.52
TEC	$3\ 866\ 624$	11	0.35

A very large number of service connections to be constrained in a very tight room:

- ordered layout difficult;
- tough handworked job.



Material Budget

TEC

The completion of the tracker allowed for a ້\$ 2_Γ realistic MB estimation to be done, all details included!

Large contribution comes from service volumes, especially at smaller radii (TIB and TID)

R [mm]⊤

1200

1000

800

600

400

200

0





SST: DAQ system



Read-out system

based on the FE chip APV25 and Front-End Driver (FED)

- APV25: analogue signal amplified, shaped and

buffered

data sent to FED via optical link
FED: signal processing (reordering, pedestal and noise subtraction, cluster finding)

Control system

based on Front-End Controller (FEC) and organized in token ring bidirectional digital flow (via optical link) to distribute slow control commands, clock and trigger signal and also to monitor the front-end electronics



12 March 2009 – TIPP09



SST: Commissioning



The commissioning procedure is required to configure, synchronize and calibrate the various components of the readout system. It consists of several independent steps performed on four partitions (TIB/TID, TOB, TEC-, TEC+)

- Check of connection
 - Electrical cabling (1)
 - Optical cabling (2)
- Internal timing
 - Synchronization of all channels to include different fiber length (3)
- Chip parameter optimization
 - Optical Gain (4)
 - Analog baseline tune (5)
 - Pulse shape tuning (6)
- Pedestal run
 - Pedestal and noise value for DB upload (7)
- APV latency scan
 - Synchronize tracker with LHC clock (8)
- Fine tuning of pulse shape sampling
 - Tune to 1ns level (9)

After this procedure, detector is ready for data taking



CMS SST Commissioning



SST: hardware performance



Each test of the commissioning procedure is used also to identify the fraction of working hardware components:

- Electrical cabling: non answering I2C channels due to Power Supply Unit (PSU) problems
- Optical cabling: broken fibers
- Timing run: faulty PLL's related to PSU problems
- Pedestal run: high noise related to HV problems

Fraction of SST working hardware

TIB/TID	TOB	TEC+	TEC-
97%	98.0%	99.2%	98.3%

Some modules have been recovered after intervention in the service cavern but they were not included in DAQ since they needed to be re-commissioned

During the shutdown work is already planned (and partially done) to recover a significant fraction of faulty hardware components

12 March 2009 – TIPP09

L. Borrello – Results from the CMS SST Commissioning



Cosmic data taking



SST included in CMS for cosmic data taking since July 2008

- Conditions: magnetic field on/off, different trigger condition and rates
- Purpose: optimize full CMS detector performance
- Debug any existing problem

Results from cosmic events with magnetic field at 3.8T

- Continuous data taking for about four weeks with CMS magnet on
- About 280 M events collected
- Average trigger rate ~550Hz
- ~ 7.5 M tracks in SST

Tracker operation

- Silicon Strip Tracker in ~95% of the data taking time
- Temperature: sensors at 20-30 °C
- Few inefficiencies due to
 - Cooling plant problems (trips or time needed for coolant fluid refilling)
 - Power Supply system temporary failure

12 March 2009 – TIPP09

L. Borrello – Results from the CMS SST Commissioning





The Detector Control System (DCS) handles control, low and high voltages, as well as fast ramp-down in case of unsafe conditions detected in the experiment cavern

- Power on/off tracker
- Monitor environmental conditions
- Show all problems related to power supply
- Shutdown properly SST in case of problems

The Tracker Safety System (TSS) is designed to guarantee protection of the detector.

- takes action depending on the monitored values (temperatures, humidity and CMS cavern information)
- Provide interlocks in case of problems (temperatures, cooling, trips etc.)

The system worked fine for the full period of data taking



Tool for DQM: Tracker Map

Useful tool to check the status of the full SST for each monitored quantity White corresponds to "no hit" It allows to easily identify problems in some geometrical region







Tracker performance: Clusters



S/N value for TIB (320 um) and TOB (500 um): similar performance for thin and thick modules due to a different strip length: ~ 11 (~19) cm for TIB/TOB



The Pixel Detector in the Compact Muon Solenoid



The Pixel Sensor and the Read Out Chip



Forward and Barrel Pixel Analog Readout



BERYLLIUM SUSPECT CARCINOGEN



•On receiving a L1 trigger, the Token Bit Manager (TBM) initiates a Chinese-whisper of "token bits" that instruct each ROC to send its hit data to the TBM

•The signal from the TBM is electrical and analog. It encodes the ROC #, row and column and charge deposit of each pixel hit

•The electrical signal from the TBM is converted to optical by the Analog-Optical Hybrid (AOH)

Poster of J. C. Yun "Readout System of the CMS Pixel Detector" for details.

Digitization of Analog Readout with the Front End Driver



•Pixel Front End Driver (FED) digitizes analog signals given the level thresholds for decoding.
•One crate of FED boards is controlled by one PixelFEDSupervisor application. 40 FEDs in Pixels.
•FEDs send digitized data down S-Link cables to the Data Acquisition System (DAQ).
•FED data may also be read out via VME by the PixelFEDSupervisor.

Address Levels Calibration during Second Commissioning Phase



Good separation: rms is ~2.5 ADC



Address Levels Calibration

For the FED to decode the analog output of the TBM, it must know the address level thresholds.

Address level peaks may get smeared out when: •The FED samples the signal at the wrong time •The baseline is jittery due to unclean optical fibers

Poor separation: rms is >5 ADC



Pixel Alive Scan during Second Commissioning Phase

Pixel Alive

Inject charge repeatedly into each pixel and see how often they respond. Build up an efficiency map and identify defective pixels.



Dead Pixels

0.010% of BPix 0.015% of FPix

S-Curve Calibration during Second Commissioning Phase

S-Curve Calibration

The charge injected into each pixel for calibration, governed by *VCal*, is varied. The efficiency of pixel response against the change in *VCal* gives us an S-Curve



The *VCal* corresponding to 50% efficiency is the **threshold** of response.
The width of the turn-on region is a measure of the pixel's **noise**.

•One unit of *VCal* is roughly **65 electrons**.

Track Quality after Alignment with Cosmic Muons





Commissioning Cosmic rays

- ► Global cosmic ray data taken in fall 2008
- Cosmic data with magnetic field :
 - 2.6 Million tracks
 - 880k ID tracks with SCT hits
 - 190k ID tracks with Pixel hit
- ► Cosmic data without magnetic field:
 - 5 Million tracks

Vicente Lacuesta

11acks

10

10⁵

104

10³

- 1.15 Million tracks with SCT hits
- 230k tracks with Pixel hits













Why (and which) S-LHC?



- CERN TH/2002-78 Physics Potential and Experimental Challenges of the LHC Luminosity Upgrade
 - Conclusion 1:
 - Increasing the Energy of the LHC is very attractive, but very Expensive
 - Increasing the Luminosity by a factor of 10 could be possible
 - Conclusion 2:
 - Increase Luminosity by Factor 10





LHC Luminosity Upgrade

INFN Istituto Nazionale di Fisica Nucleare







- At 10³⁵ cm⁻² s⁻¹~400 interactions per bunch crossing
 - About 12k primary tracks per bunch crossing (25 ns) in the Tracker volume lnl<2.5 ...</p>
 - ${\small \odot}$...plus any other coming from γ conversions and nuclear interactions

 - higher radiation
 - Iarger occupancy
- Main issues for the Tracker
 - * radiation hardness of up to $10^{16} n_{eq} \text{ cm}^{-2}$ in the innermost layers
 - R&D for ultra radiation hard detectors: 3D-silicon, planar (n in p), diamond
 - data rate: output data rate at innermost layer ~ 4xLHC
 - fast low power electronics and data links
 - material budget
 - interplay between: resolution, pattern recognition, tracking
 - less material, new powering concepts (serial, DC-DC)





CMS



- At present no physics arguments (yet) to improve spatial and momentum measurement precision, but
 - strong general arguments to maintain tracking and vertexing performance
 - Heavy ion tracking simulations give encouraging performance
 - Track density similar to SLHC
 - Extra pixel layer would restore losses
- Sensors are one of many issues
 - Any new material technology must use large-scale commercial devices
- Electronic technology evolution will bring benefits
 - and also more complexity and much difficult work





Why tracker input to L1 trigger?



- similar behaviour for jets
 - increase latency to 6.4µs but maintain 100 kHz for compatibility with existing systems, and depths of memory buffers

INFN




Constraints



- Power & cooling services
- Complex, congested routes
- Heat load of cables must be removed
- $P_{cable} = R_{cable} (P_{FE}/V_s)^2$
- Cable voltage drops exceed ASIC supply voltages
 - limited tolerance to voltage excursions
- Installation was a huge, difficult job
 - It is not considered possible to replace cables and cooling for Phase I or Phase II

 $P_{FE} \approx 33 kW$ I=15,500A $P_{S} = 300 kVA$

However, CO₂ seems feasible for new pixel system and potentially for Phase II





SENSORS



RD50 Silicon materials for Tracking Sensors



RD50 Mixed Irradiations (Neutrons+Protons)





3D detectors

- 3D detectors decouple thickness (signal) and depletion voltage
 - Depletion and charge collection is sideways
- Superior radiation hardness "by design"
 - less trapping (as collection distances are short)
 - Full depletion voltage less affected by growing acceptor concentration
- Original 3D designs conceived as pixel devices
 - can connect rows of columns to form strips
- Simplified 3D design
 - Single Type Columns (STC)
 - Double Sided Double Type Columns (DTTC)







3DIT interconnections

- Vertical integration of thinned and bonded silicon tiers with vertical interconnects between the IC layers
- The 3D technology, driven by industry, can offer many benefits







Power delivery

INFN Istituto Nazior di Fisica Nucle

- Example: In CMS there are ~ 2000 PS units that deliver ~ 70 kW ~ 15 kA (35 W/PSU)
 - ~ 50% of it in the electronics and the rest in cables, out of which ~30% in cable dissipation inside the tracker cold volume (where electronics and detectors sit)
 - Even with advanced CMOS technologies, this is expected to increase and sensor leakage
 - Currents will also make significantly larger contributions to the total power budget at SLHC.
- Power estimate for the Front End ~ 500 uW/channel in the strips and 120 uW for pixels
 - Even with a total readout power of ~25-35kW larger currents will be required. Since this is impossible using existing cables, which cannot be supplemented, radical solutions are required.
 - Two alternative schemes under consideration
 - serial powering and on-detector DC-DC conversion, with custom circuits. Neither are proven or have been used in past systems and many problems remain to be solved; CMS favours DC-DC conversion based on its similarity to past designs and extensive experience with them which should offer lower risk.





Main Advantages



- Standard grounding scheme
 - Module ground potentials are all the same
 - Common ground reference for bias, analogue and digital voltage for whole substructure (rod, petal)
 - Bias voltage ground reference is the same for all modules
 - Note: in Serial Powering (SP) bias is referenced to "local ground", which can differ by several tens of volts between first and last mo dule on a substructure.
- Selective powering
 - individual converter per modules/chips
 - With SP, the whole chain is powered on at once from a constant current so urce PS.
- Flexibility to combine modules with different load
 - different number of chips and/or standard modules vs trigger ones



COOLING



$Cooling - CO_2 vs C_3 F_8$

BL cooling parameters:

- 15 staves with 112W each \leftarrow P_{total} =1.68kW
- T_{sensor} -25°C, ΔT to coolant ≤10°C \leftarrow $T_{coolant}$ -35°C
- *Options (limited by main constraint: develop time & working experience):*
 - CO₂: copy of the LHCb VELO system, similar in cooling power.
 - FC: present C₃F₈ system (after modifications).
- *Consider the new ATLAS and CERN reorganisation of the Cooling group:*
 - ATLAS long term Upgrade and the improvement of present C3F8 system
 - Available Nikhef interest in contributing in the CO2 system ("cooling guru").

	C ₃ F ₈	CO ₂
P _{evaporation}	1.7 bar	17 bar
ΔT for ΔP =+-0.1bar	+1.4 C / -1.5C	+0.2 C / -0.2 C
ΔT for ΔP =+-1.0bar	+12 C / ~-20 C	+1.8 C / -1.9 C
ΔH for evaporation	100 J/g	280 J/g
Flow for 100 W	1.0 g/sec	0.4 g/sec
Volume flow	0.6 cm ³ /sec	0.4 cm ³ /sec

G. Darbo - INFN / Genova

LHCC - ATLAS IBL

53



SLHC PHASE I

PIXEL DETECTORS REPLACEMENT





- Both ATLAS and CMS will replace (parts of) pixel systems in phase 1
 - cope against increased data rate (~2xLHC)
 - reduce the material budget
- ATLAS inner layer (Insertable B Layer) replacement
- CMS will replace the entire system and add one more layer

Almost inaccessible



Fast access







New copper links

Idea: reduce connectivity (no endring prints) and material

di Eirica Nucleare

Existing System in CMS Pixel Detector







SLHC PHASE II

USING PHASE I PIXEL SYSTEM AS STARTING POINT

PROVIDE TRIGGER INFORMATION

OUTER TRACKING WITH ADEQUATE PERFORMANCE





- Impossible to transfer all data off-detector for decision logic so on-detector data reduction (or selective readout) essential
 - The SLHC hit density and high combinatorial background will mean isolation cuts are less effective
 - Aim not to degrade tracking performance but trigger layers will need extra power compared to normal layers
- What are track-trigger requirements? still under study
 - electron Present HLT uses inner tracker point to validate projection from the calorimeter
 - muon a tracker point in a limited $\eta-\phi$ window to resolve ambiguous muon candidates & improve \textbf{p}_{T}
 - ♦ jets information on proximity/local density of high p_T hits ?
 - separation of primary vertices (ie: 300-400 in ~25cm)









Major variants being examined



- Two PT layers
 - cover full η range
 - ◆ R 25 35 cm
- plus Outer tracker
 - endcaps or long barrels?
 - short sensors ~ few cm
- "All trigger" 3D
 - long barrel layers constructed as doublets
 - pixels ~1mm x 100µm
- Evaluate performance
 - Tracking & trigger
 - material, power, cost, time...














Other approaches to stacked layers

M. Mannelli, R Lipton et al

A. Marchioro, W Snoeys

Monolithic technology or 3D electronic integration

Short Data Path through Interposer:

• Power advantage

Information available regionally, close to where needed

3D Challenges:

• Requires Chip Through-Silicon-Vias (3D)

• Direct Oxide Bonding to Large Area device

• High rate data transmission without disturbing analogue performance





Outer readout



Present architecture

- analogue, unsparsified, analogue optical links, synchronous
- external digitisation, cluster finding, zero suppression
- 0.25µm CMOS, FP edge-emitting lasers, single-mode fibres

Pros

- works extremely well and easy to use with excellent diagnostic capability and noise robustness
- occupancy insensitive few power fluctuations
- synchronous system easy to model and understand
- cost effective, despite customisation
- Possible cons for future
 - must use fast digital optolinks analogue no longer an option
 - if analogue information to be preserved, on-detector ADC



Binary – unsparsified - readout architecture



- Fast front end in 130nm FE amp comp. digital pipeline digital MUX comparator V_{th} binary pipeline no ADC off-chip V_{th} Very simple & lowest power O/P Features retained V_{th} driver simple synchronous slow control. • no timestamps bias, constant data volume test pulse. V_{th}⊸ no trigger to trigger variation digital digital
- Challenges
 - threshold management for large number of channels
 - fewer diagnostics
 - common mode immunity
 - binary position resolution

F. Palla INFN Pisa



Target 0.5mW/channel



FAST LINKS





Fast Links - I



Solution Versatile Link project: target ~5 Gbps maybe too slow

Conclusions









Some interesting products



http://www.avanex.com/Products/datasheets/Transmission/2613_PwrBitXS10-1700-2000.pdf



Parameters		Units
Optical		
Operating Wavelengths Range	C- and L-Band	
Insertion Loss	4	dB
Extinction Ratio (DC), 0-Chirp Version	≥ 20	dB
Note: Prechirped Versions for 1700 ps/nm, 2000 ps/nm or Custom are Available on Request.		
Optical Return Loss (without connectors)	≥ 45	dB
Electrical		
S ₂₁ Electro Optic Bandwidth (-3 dBe)	12.5	GHz
S ₁₁ Electrical Return Loss	< - 10	dB
RF V _z Voltage (@ 1 kHz)	5.0	V
Bias V _# Voltage (@1 kHz)	6.9	V
Dynamic Extinction Ratio (0-chirp version)	13	dB
10.7 Gb/s PRBS Electrical Drive Voltage (Variation)	5.0	v

CONNECTOR AND FIBER SPECIFICATIONS

RF Input Port	GPO
Bias and VOA Connector	Solder pins
Input Fiber	Corning/Fujikura SM15P UV/UV400
Output Fiber	Corning SMF-28 [™] or single mode ITU-T G.652 ^¹

Note 1. Other output fibers available on request.

4. OPTICAL AND ELECTRICAL CHARACTERISTICS

D	0 1 1	(11.D= 45°C, 1C=0 to 75°C, unless otherwise specified				
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Uni
Threshold Current	Ith	CW			35	mA
Operation Current	Iop				100	mA
Fiber Output Power (Average)	PAVG	If = Iop, under modulation	0			dBr
Peak Wavelength	λp	If = Iop	1530		1565	nm
Side Mode Suppression Ratio	SMSR	If = Iop	35			dB
LD Forward Voltage	Vf	If = Iop, CW, $Vm = 0V$			1.7	V
Monitor Current	Im	If = Iop, CW	50		1000	μA
ON-Level Modulation Voltage	Vo		-1.0		+0.5	V
Modulator Drive Voltage	Vpp			2.0	2.5	V
Extinction Ratio	ER	Note(1)	9.5			dB
Dispersion Penalty	DP	800 ps/nm, BER at 10 ⁻¹² Note(1)			2.0	dB
Tracking Error	TRE	Im=const. 0/25/75°C	- 0.5		0.5	dB
TEC Current	Itec	If = Iop			1.0	A
TEC Voltage	Vtec	If = Iop			2.5	V
TEC Power Consumption	Ptec	If = Iop		0.65		W
Thermistor Resistance	Rth	25°C	9.5		10.5	kΩ
Thermistor B Value	Bth	25°C/50°C		3900		K
Note(1)9.95328Gb/s.2 ³¹ -1N	IRZ					

OKI OL5172M Integrated Laser+EAM

with small footprint (3.5 cm) and 2.5 V driving voltage

CIP 10G-LR-EAM-1550 EAM with footprint (5.1 cm) and < 4 V driving voltage







Lines of investigation in RD50



- <u>Material Engineering -- Defect Engineering of Silicon</u>
 - Understanding radiation damage 🔶
 - Macroscopic effects and Microscopic defects
 - Simulation of defect properties & kinetics
 - Irradiation with different particles & energies
 - Oxygen rich Silicon
 - DOFZ, Cz, MCZ, EPI
 - Oxygen dimer & hydrogen enriched Silicon
 - Influence of processing technology

• <u>Material Engineering-New Materials</u> (work concluded)

- Silicon Carbide (SiC), Gallium Nitride (GaN)
- Device Engineering (New Detector Designs)
 - p-type silicon detectors (n-in-p)
 - thin detectors
 - 3D detectors
 - Simulation of highly irradiated detectors
 - Semi 3D detectors and Stripixels
 - Cost effective detectors
- Development of test equipment
- and measurement recommendations

F. Palla INFN Pisa

Radiation Damage to Sensors:

- Bulk damage due to NIEL
 - Change of <u>effective doping concentration</u>
 - Increase of <u>leakage current</u>
 - Increase of <u>charge carrier trapping</u>
- Surface damage due to IEL

(accumulation of positive charge in oxide & interface charges)

Available Irradiation Sources in RD50

- **24 GeV/c protons, PS-CERN**
- 10-50 MeV protons, Jyvaskyla +Helsinki
- **Gast neutrons, Louvain**
- **26 MeV protons, Karlsruhe**
- **TRIGA reactor neutrons, Ljubljana**

RD50 Silicon Materials under Investigation

standard for	Material	Thickness Symbo [µm]		ρ (Ωcm)	[O _i] (cm ⁻³)	
detectors (Standard FZ (n- and p-type)	50,100,150, 300	FZ	1-30×10 ³	< 5×10 ¹⁶	
	Diffusion oxygenated FZ (n- and p-type)	300	DOFZ	1–7×10 ³	$\sim 1-2 \times 10^{17}$	
used for LHC	Magnetic Czochralski Si, Okmetic, Finland (n- and p-type)	100, 300	MCz	~ 1×10 ³	~ 5×10 ¹⁷	
Pixel detectors	Czochralski Si, Sumitomo, Japan (n-type)	300	Cz	~ 1×10 ³	~ 8-9 ×10 ¹⁷	
"new"	Epitaxial layers on Cz-substrates, ITME, Poland (n- and p-type)	25, 50, 75, 100,150	EPI	50 - 100	< 1×10 ¹⁷	
silicon material	Diffusion oxyg. Epitaxial layers on CZ	75	EPI-DO	50 - 100	~ 7×10 ¹⁷	

• DOFZ silicon

- Enriched with oxygen on wafer level, <u>inhomogeneous</u> distribution of oxygen

- CZ/MCZ silicon
- high Oi (oxygen) and O_{2i} (oxygen dimer) concentration (<u>homogeneous</u>)
 formation of shallow Thermal Donors possible

• Epi silicon

- high O_i, O_{2i} content due to out-diffusion from the CZ substrate (inhomogeneous)
 thin layers: high doping possible (low starting resistivity)
- Epi-Do silicon as EPI, however additional O_i diffused reaching <u>homogeneous</u> O_i content Esa Tuovinen on behalf of the RD50 CERN Collaboration – TIPP09, Tsukuba, Japan, March 13th, 2009 -6-

RD42: Diamond

- Poly crystalline and single crystal
- Competitive (to Si), used in several radiation monitor detectors
- Large band gap (x5 Si)
 - no leakage current
 - no shot noise
- Smaller ε_r (x 0.5 Si)
 - lower input capacitance
 - Iower thermal and 1/f noise
- Small Z=6 \rightarrow large radiation length $(x2 in g/cm^2)$
- Narrower Landau distribution (by 10%)
- Excellent thermal conductivity (x15)
- Large w_i (x 3.6) \rightarrow smaller signal charge



- poly-CVD diamond wafers can be grown >12 cm diameter. >2 mm thickness.
- Wafer collection distance now typically 250µm (edge) to 310µm (center).
- 16 chip diamond ATLAS modules



sc-CVD sensors of few cm² size used as pixel detectors High quality scCVD diamond can collect full charge for thickness 880um



- Industrialize the metallization and bump-bonding
 - Full-size ATLAS pixel module assembled by industrial partner (IZM) 27



Arai, Deptuch

MAPS in SOI

HISTORY:

- F. X. Pengg, "Monolithic Silicon Pixel Detector in SOI Technology", PhD thesis, University of Linz, Austria, (1996)
- 2003: W. Kucewicz et al. Nucl.Instrum.Meth.A549:112-116,2005.
- New development focused on OKI 0.2 µm FD-SOI Pixel Process

INTPIX2

 Integration Type Pixel (INTPIX)



Mambo I and II



SOI analog 10 µm pixels demonstrate ~ 1 µm resolution



42

- VIP Pixel readout chip for ILC (FNAL and MIT-LL)
- 64 x 64 pixel array
- Pixel size 20x20 µm
- First demonstration of technology for HEP



- Demonstrated increased circuit density by integrating 3 circuit tiers Showed that extreme circuit

<u>22µm</u>

bonding pad to

TX1

A1

C1

E1

G1

J1

TY1

B1

D1

F1

H1

K1

Frame layout

TY2

TX2

Atlas

ILC

super-b

CMS

ILC

- thinning (7um) was possible Showed that small vias (~1.5 um) were possible thus allowing for small pixel sizes. Showed that 3D vias and bonding were reliable
- Multi-Project Wafer run in 3D technology with Tezzaron / Chartered (FNAL and international collaboration)

Daniela Bortoletto

TIPP 09

Italy, France, Germany, USA





New weight of replacement/upgrade BPIX detector (2013)

Pr	<u>esent BPIX</u>	<u>New 2013 BP</u>	IX <u>Comments</u>
Empty mechanics	1103 g	550 g	possible, with ~ 94g for 1.5mm/1.4mm pipes
384 Module	872 g	522 g	1.36g/mod no SiN strips 75µ ROC no HV-cap
384 Signal cable	167g	7 g	2 x (2x125µ CCA)
384 Power (6x250 μ CCA)	82g	68 g	5x250μ CCA
384 Power plug	16g	0 g	none
32 Print	499 g	32 g	radial power cable to ST
Cooling (C_6F_{14})	810 g	83 g	CO ₂ in 1.45mm diam. pipe
Silicon tube incl. fluid	372g	5 g	CO ₂ pipes to supply tube
Total	3921g	1267 g	factor 3.1 down





Power Dissipation of Pixel ROC's

- · ROC architecture and designs have considerable influence on actual power dissipation
- 3 chips in same 0.25μ technology for same LHC environment

	# Pixels / chip	Pixel area [mμ ²]	ldig [mA]	lana [mA]	Power/ chip [mW]	Power/ pixel [µW]	Power density [mW/cm ²]
ALICE	8192	21'250	150	300	810	99	466
ATLAS	2880	20'000	35	75	190	67	335
CMS	4160	15'000	32	24	121	29	194
		rs 87	21	142			

CMS no on-chip regulators 87 21

Average power density of pixel chips = 330 mW/cm²







Pattern matching with AM



The pattern bank is a set of pre-calculated patterns

- Sean accommodate for alignment
- Section of the sector conditions of the section of
- beam displacements

An Associative Memory holds different patterns banks and compares them with the current event pattern









 Find low resolution track candidates called "roads". Solve most of the pattern recognition



Super Bin (SB)

 Then fit tracks inside roads. Thanks to 1st step it is much easier



IFF smaller resolution wanted (probably not for Trigger) OTHER functions are needed: Hit Buffer + Track fitter + Hit Finder



Associative Memory for pattern matching





Associative memories evolution



Long history

- FPGA approach 1998: easier design but fewer density
- A good compromise is the standard cell approach currently used for the SVT CDF upgrade: J. Adelman et al., Nuclear Science Symposium, 2005 IEEE, vol. 1, 2005, p. 603.
 - 0.18µm (INFN-Pisa), 5000 patterns/chip, 6 buses input lines, 50 MHz/bus, 18 bits/ bus
 - produced by UMC (Taiwan) design time ~8 months + 2 months production

Forecast for 2013:

- 90 or 65 nm technology would allow higher density pattern
- Sector 4 higher clock speeds achievable
- ✓ All in all: allow to reach ~30K patterns/chip with 200 MHz/bus speed